Abstract-Recently, there is a renewed interest in Automatic Test Pattern Generation (ATPG) based on Boolean Satisfiability (SAT). This results from the availability of very powerful SAT solvers that have been developed in the last few years. Studies have shown that SAT-based ATPG tools can clearly outperform classical approaches for hard-to-test faults. While the ATPG problem has to be solved on a circuit, SAT solvers work on Conjunctive Normal Forms (CNFs).
I. INTRODUCTION
After a circuit has been produced, it is important to test its functional correctness. This is usually done by choosing a fault model and then applying test vectors that show the faults, i.e. the computed output vector of the correct and the faulty circuit differ. While easy-to-detect faults are identified by random pattern simulation, for the harder faults Automatic Test Pattern Generation (ATPG) is applied. (For a more detailed overview on testing see e.g. [6] .)
The classical ATPG algorithms are based on backtracking, like e.g. FAN [4] or PODEM [5] . While ATPG for combinational circuits was considered as a "solved problem" some years ago, due to the increasing complexity of circuitsaccording to Moore's law -classical algorithms reach their limits.
As one alternative SAT-based ATPG, that was originally proposed in the early 90s (see [7] , [12] ), was studied. This revisiting is mainly due to the tremendous improvements in SAT solvers in the last 10 years [8] , [9] , [2] . Recent work has shown that SAT-based ATPG gives very good results and clearly outperforms classical approaches especially for hard faults. In [11] it has been shown that the SAT-based ATPG tool PASSAT is very robust and is also applicable to large industrial circuits. A detailed study on the integration of a SATbased ATPG engine into an industrial design can be found in [13] .
One major problem in general in SAT-based ATPG is that a circuit has to be transformed into a SAT instance, i.e. a CNF. It has already been observed in [3] that there are many ways to encode the instance and depending on the encoding significant differences in run time and memory consumption result.
In this paper an automatic way of generating SAT instances for multi-input gates, as they frequently occur in industrial circuits, is presented. While other approaches, like proposed in [11] , [12] , map multi-input gates to sequences of two-input gates (and by this generate many additional auxiliary variables in the SAT instance), in our approach this overhead is removed. This results in more compact instances. Experiments show that not only the memory consumption is reduced, but also the run time of SAT-based ATPG was significantly improved.
II. SAT-BASED ATPG
In the following SAT-based ATPG as introduced in [7] , [12] , [11] is briefly reviewed. First, it is shown how an ATPG problem is transformed into a SAT problem and second, the usage of a 4-valued logic to encode unknown signal values and signals at high impedance is shown.
A. SAT Encoding
To find a test pattern for a given circuit C and a fault F two steps have to be performed 1 : First, a circuit is generated that is able to verify that a pattern of input values is a test pattern for F in C. (Such a circuit is called miter [1] .) And second, this circuit is transformed into a Boolean formula.
In a miter the output behavior of two instances of C are compared, where the faulty behavior is modeled in one of the instances. To classify the fault, the SAT instance has to be solved, that represents the miter circuit under an additional condition that forces o to 1. This condition guarantees that at least on pair of outputs assume different values. The solving process is done by an arbitrary SAT solver. If the CNF is satisfiable, the If the solver proves unsatisfiability, the fault is undetectable.
B. Four-valued Logic
As described above, for each signal in the circuit one Boolean variable is needed to encode its Boolean value. However, in industrial circuits it is insufficient to model only Boolean values. In these circuits two additional (non-Boolean) values (U and Z) may occur. Taking these two possible states into account results in a 4-valued logic.
Because SAT is only defined on Boolean formulas, each of the four values has to be encoded by two Boolean variables. There exist 24 possible encodings of this 4-valued logic. A detailed overview is given in [3] . Table I shows the encoding used in the implementation. This encoding works well on circuits with a large portion of Boolean gates. The variable c * x indicates whether a signal is Boolean or not.
III. CLAUSE ENCODING
In the last section the direct conversion of a gate into a CNF as used in previous approaches was briefly described. In this section this is considered in detail.
In former approaches only gates with two inputs are considered (cf. [11] , [12] ). Gates with more than two inputs, in the following called multi-input gates, are decomposed. Table II shows the distribution of multi-input gates in some industrial circuits from NXP Semiconductors. These circuits are discussed in detail in Section V. In each column the accumulated number of AND, NAND, OR, and NOR gates with the respective number of inputs is shown.
In this section different types to model such a multi-input gate are studied. For the sake of convenience, in the following, an n-input gate is called n-gate.
A. Two-input vs. Multi-input Gates
In ATPG tools multi-input gates are often broken down to 2-gates which are connected in a cascade (cf. [11] ). The formal 
where s 2 , . . . , s n−1 are connections between the 2-gates. This approach is illustrated for a 4-AND gate in Figure 1 . Because of the auxiliary signals (in Figure 1 denoted by t 1 and t 2 ) there is an overhead of n − 1 variables in 2-valued and 2 · (n − 1) variables in the 4-valued logic.
All auxiliary variables can be dismissed, if an n-gate is modeled as one single gate. However, the number of clauses needed to model an n-gate in 4-valued logic grows exponentially. Table III shows the CNF sizes for n-input AND and OR gates. The columns '2-input', 'Multi-input', and 'Bounded' present the numbers for the approach "divide the n-gate into (n−1) 2-gates", "use normal n-gate", and "use bounded multiinput gates", respectively. The bounded multi-input approach is explained in detail in the next section. 'Vars' and 'Cls' give the number of variables and clauses, respectively. Note that the sizes for AND and OR gates are equal to the sizes for NOR and NAND gates, respectively.
As basic gates, the CNF sizes of the 2-AND and the 2-OR gates are equal in all three cases. At each input level the number of variables in the 2-input approach grows by four, whereas, in the multi-input approach only two additional variables in each level are needed. So the difference of the two approaches is 12 variables for an 8-gate. However, the number of clauses needed to model an AND gate or an OR gate with more than five inputs exceeds the number needed in the 2-input approach. More than four times the clauses for an 8-OR gate or an 8-AND gate are required. The reason is the exponential growth of needed clauses. To model an n-AND 2 n + n + 2 clauses are needed, while an n-OR requires 2 n + 2 · n + 1 clauses.
An example of these two approaches is shown in Figure 2 . The 4-AND gate from Figure 1 is converted into a CNF, where 
(a) 4-AND consisting of 2-ANDs
(b) 4-AND as one single gate in Figure 2 (a) the cascaded 2-AND approach is used and in Figure 2 (b) the 4-AND gate was modeled as a single gate. In the multi-input approach the CNF is smaller: Two clauses and four variables less than in the 2-input approach are needed. This corresponds to line three in Table III .
B. Bounded Multi-input Gates
Above, the advantages and drawbacks of modeling multiinput gates for many inputs were described: In the 2-input approach the number of variables grows significantly. In the multi-input approach the number of variables grows slightly, but there is an exponential growth of clauses, which is smaller in the 2-input approach. Up to five inputs the number of clauses is acceptable. Therefore the bounded multi-input approach is proposed. This is a combination where the multiinput approach is used, but the number of inputs per gate is limited.
According to Table III the input number is set to five. To model a gate with more than five inputs, too many clauses are required while, on the other hand, the variable saving in gates with less than five inputs are low.
In the bounded multi-input approach, gates with more than five inputs are divided into sequences of 5-gates. IV. CLAUSE GENERATION Figure 3 shows the general flow of the clause generation. Consider the box on the left side: First, the truth table of a gate's function is created. This table is translated into a CNF using the script table2cnf. This CNF is minimized by espresso [10] . Since the Boolean function is small enough, an optimal minimization algorithm can be applied. The script pla2cnf converts the minimized CNF into C++-code that adds clauses to the SAT solver. This function is independent of the used SAT solver, since an abstract interface is used.
This work flow is applied once for each gate type and for each number of gate inputs. Each pass creates a function in C++-code which is exported in a library. This library is included in the ATPG tool. For each gate occurring in the circuit that has to be added to the SAT solver, the respective function in the library is called.
V. EXPERIMENTAL RESULTS
The experiments were carried out with an improved version of PASSAT [11] . As SAT solver MiniSat [2] was applied. For each fault, first, the solver was started with a timeout of 5 seconds where the solver is allowed to branch on all variables and, second, if the search was aborted with a timeout, the solver was started with a timeout of 15 seconds where the solver can branch on PIs only (cf. [11] ). Table IV shows the results for some industrial benchmarks from NXP Semiconductors Germany GmbH, Hamburg, Germany. All experiments were carried out on a Dual DualCore 64-Bit Xeon system (3.0 GHz, 32 GByte, GNU/Linux). Column 'Circuit' shows the circuit's name. The name provides information on the circuit size, e.g., p565k means the circuit contains about 565,000 gates.
The columns '2-input' and 'Bounded multi-input' show the results of the two approaches for clause encoding, where the columns 'Aborted' and 'Run time' give the number of timeouts during the search 2 and the total run time of the entire ATPG search, respectively.
As can be seen, on all circuits, the results of the bounded multi-input approach are better than the results of the 2-input approach. On some circuits the new approach even yields substantially better results (e.g. p44k) and on some circuits the gain is small (e.g. p88k). This can be explained by considering Table II . Consider the relative number of multi-input gates (with respect to the number of all gates). In circuits with much gain, this number is high. In these cases less variables are needed and therefore the SAT instance can be solved more easily. Analogically, circuits with small gain have an low number of multi-input gates.
Table V provides further insight; an overview on the size of the SAT instances is given. The columns 'Max' and 'Mean' give the largest and the average size, respectively, where the columns 'Vars' and 'Cls' give the number of variables and clauses, respectively.
It can be seen that the bounded multi-input approach generates SAT instances with less variables and (except for p462k) with less clauses than the 2-input approach. Besides reducing the run time this also implies savings in memory requirements.
VI. CONCLUSIONS
In this paper the efficient generation of instances for SATbased ATPG was studied. With the proposed approach, multiinput gates can be translated very compactly. Experimental results demonstrated the efficiency of the approach. Beside the memory reduction, also run time could be saved.
